- parallel decimal adder
- Техника: параллельный десятичный сумматор
Универсальный англо-русский словарь. Академик.ру. 2011.
parallel decimal adder
Смотреть что такое "parallel decimal adder" в других словарях:
List of 7400 series integrated circuits — The following is a list of 7400 series digital logic integrated circuits. The 7400 series originated with TTL integrated circuits made by Texas Instruments. Because of the popularity of these parts, they were second sourced by other manufacturers … Wikipedia
Chuck Peddle — Charles Ingerham Peddle[1] (born 1937) is an American electrical engineer best known as the main designer of the MOS Technology 6502 microprocessor; the KIM 1 SBC; and its successor the Commodore PET personal computer, both based on the 6502.… … Wikipedia
C Sharp syntax — The correct title of this article is C# syntax. The substitution or omission of the # sign is because of technical restrictions. Main article: C Sharp (programming language) This article describes the syntax of the C# programming language. The… … Wikipedia
Timeline of computing hardware 2400 BC–1949 — History of computing Hardware before 1960 Hardware 1960s to present Hardware in Soviet Bloc countries Artificial intelligence Computer science Operating systems Programming languages … Wikipedia
History of computing hardware — Computing hardware is a platform for information processing (block diagram) The history of computing hardware is the record of the ongoing effort to make computer hardware faster, cheaper, and capable of storing more data. Computing hardware… … Wikipedia
Addition — is the mathematical process of putting things together. The plus sign + means that two numbers are added together. For example, in the picture on the right, there are 3 + 2 apples meaning three apples and two other apples which is the same as… … Wikipedia
Wikipedia:Manual of Style — This guideline is a part of the English Wikipedia s Manual of Style. Use common sense in applying it; it will have occasional exceptions. Please ensure that any edits to this page reflect consensus. Shortcuts … Wikipedia
Sum addressed decoder — In CPU design, a Sum Addressed Decoder or Sum Addressed Memory (SAM) Decoder is a method of reducing the latency of the CPU cache access. This is achieved by fusing the address generation sum operation with the decode operation in the cache… … Wikipedia
Binary multiplier — A binary multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers. It is built using binary adders. A variety of computer arithmetic techniques can be used to implement a digital… … Wikipedia
